Hotspot Avoidance Through Runtime Reconfiguration in Network-On-Chip Designs
نویسندگان
چکیده
As technology scales, thermal issues are becoming a significant factor in chip design. Ever increasing transistor densities and increasing leakage currents result in high power dissipation, and require increasingly large and expensive cooling systems to maintain chip operating temperatures within safe bounds. Many existing thermal management techniques focus on reducing the overall power consumption of the chip by throttling performance, eventually resulting in an overall reduction in chip temperature. These techniques, while effective, often do not address location-specific temperature problems referred to as hotspots. Recent research into hotspots has shown that different functional units in general purpose processors can have significantly different temperature profiles, and that moving workloads between units can reduce the creation of hotspots on the die. In this paper, we demonstrate that hotspots also exist in more uniform reconfigurable architectures such as Network on chip (NoC) Designs. We propose the use of dynamic runtime reconfiguration to shift the hotspot-inducing computation periodically and make the thermal profile more uniform. Different approaches to reconfiguration are proposed and evaluated for their effectiveness using a target NoC designed for wireless communication. Our analysis shows that dynamic reconfiguration is an effective technique in reducing hotspots for NoCs.
منابع مشابه
High Radix On-Chip Networks at Incremental Reconfiguration Cost
Networks-on-chip (NoCs) have become increasingly widespread due to the extensive integration of components in modern chip multi-processor (CMP) and SoC designs. A fundamental tradeoff in NoC design is the radix of its constituent routers. While high radix routers enable a richly connected and low diameter network, low radix routers provide simple and low power designs. In this work, we present ...
متن کاملHIBI Communication Network for System-on-Chip
This paper presents a communication network targeted for complex system-on-chip (SoC) and network-on-chip (NoC) designs. The Heterogeneous IP Block Interconnection (HIBI) aims at maximum efficiency and minimum energy per transmitted bit combined with quality-of-service (QoS) in transfers. Other features include support for hierarchical topologies with several clock domains, flexible scalability...
متن کاملHigh Radix On-Chip Networks at Incremental Reconfiguration Costs
Networks-on-chip (NoCs) have become increasingly widespread in recent years due to the extensive integration of many components in modern multicore processors and SoC designs. One of the fundamental tradeoffs in NoC design is the radix of its constituent routers. While high radix routers enable a richly connected and low diameter network, low radix routers provide simple and low power designs. ...
متن کاملA Literature Review of On-Chip Network Design with Dynamic Reconfiguration
— The architecture for on chip network design using dynamic reconfiguration is a solution to Communication Interfaces, Chip cost ,Quality of Service, guarantee flexibility of the network. The proposed architecture dynamically configure itself with respect to Hardware Modules such as routers, Packet based Switch and data Packet size by changing the communication conditions and its requirements a...
متن کاملOptimal Reconfiguration of Solar Photovoltaic Arrays Using a Fast Parallelized Particle Swarm Optimization in Confront of Partial Shading
Partial shading reduces the power output of solar modules, generates several peak points in P-V and I-V curves and shortens the expected life cycle of inverters and solar panels. Electrical array reconfiguration of PV arrays that is based on changing the electrical connections with switching devices, can be used as a practical solution to prevent such problems. Valuable studies have been perfor...
متن کامل